Publication: Fast and accurate statistical timing analysis of digital circuits for timing yield estimation based on transistor level simulations
dc.contributor.advisor | Taşıran, Serdar | |
dc.contributor.department | Graduate School of Sciences and Engineering | |
dc.contributor.kuauthor | Bayrakçı, Alp Arslan | |
dc.contributor.program | Computer Engineering | |
dc.contributor.schoolcollegeinstitute | GRADUATE SCHOOL OF SCIENCES AND ENGINEERING | |
dc.coverage.spatial | İstanbul | |
dc.date.accessioned | 2024-11-09T21:54:54Z | |
dc.date.issued | 2010 | |
dc.format.extent | x, 113 l. : ill. ; 30 cm. | |
dc.identifier.uri | https://hdl.handle.net/20.500.14288/4375 | |
dc.language.iso | eng | |
dc.publisher | Koç University | |
dc.relation.collection | KU Theses and Dissertations | |
dc.rights | restrictedAccess | |
dc.rights.copyrightsnote | © All Rights Reserved. Accessible to Koç University Affiliated Users Only! | |
dc.subject | Digital electronics | |
dc.subject | Timing circuits | |
dc.subject | Transistors | |
dc.title | Fast and accurate statistical timing analysis of digital circuits for timing yield estimation based on transistor level simulations | |
dc.type | Dissertation | |
dspace.entity.type | Publication | |
local.contributor.kuauthor | Bayrakçı, Alp Arslan | |
relation.isAdvisorOfThesis | f8f73136-3271-4bac-844e-cc00e50a7e68 | |
relation.isAdvisorOfThesis.latestForDiscovery | f8f73136-3271-4bac-844e-cc00e50a7e68 | |
relation.isOrgUnitOfPublication | 3fc31c89-e803-4eb1-af6b-6258bc42c3d8 | |
relation.isOrgUnitOfPublication.latestForDiscovery | 3fc31c89-e803-4eb1-af6b-6258bc42c3d8 | |
relation.isParentOrgUnitOfPublication | 434c9663-2b11-4e66-9399-c863e2ebae43 | |
relation.isParentOrgUnitOfPublication.latestForDiscovery | 434c9663-2b11-4e66-9399-c863e2ebae43 |
Files
Original bundle
1 - 1 of 1