Publications without Fulltext

Permanent URI for this collectionhttps://hdl.handle.net/20.500.14288/3

Browse

Filters

2023 - 20243

Advanced Search

Filter by

Settings

Department: search.filters.department.Department of Electrical and Electronics EngineeringSubject: search.filters.subject.Multidisciplinary sciences

Search Results

Now showing 1 - 3 of 3
  • Placeholder
    ItemMetadata only
    Reconfigurable intelligent surface-empowered MIMO systems
    (Oxford Univ Press, 2023) 0000-0001-5566-2392; Department of Electrical and Electronics Engineering; Başar, Ertuğrul; Faculty Member; College of Engineering; 149116
    A brief overview is presented in this perspective, considering the application of reconfigurable intelligent surfaces for future multiple-input multiple-output (MIMO) systems.
  • Placeholder
    ItemMetadata only
    RIS-enhanced resilience in cell-free MIMO
    (VDE Verlag GmbH, 2023) 0000-0001-5566-2392; Weinberger, Kevin; Reifert, Robert-Jeron; Sezgin, Aydin; Department of Electrical and Electronics Engineering; Başar, Ertuğrul; Faculty Member; College of Engineering; 149116
    More and more applications that require high reliability and fault tolerance are realized with wireless network architectures and thus ultimately rely on the wireless channels, which can be subject to impairments and blockages. Hence, these architectures require a backup plan in the physical layer in order to guarantee functionality, especially when safetyrelevant aspects are involved. To this end, this work proposes to utilize the reconfigurable intelligent surface (RIS) as a resilience mechanism to counteract outages. The advantages of RISs for such a purpose derive from their inherent addition of alternative channel links in combination with their reconfigurability. The major benefits are investigated in a cell-free multiple-input and multiple-output (MIMO) setting, in which the direct channel paths are subject to blockages. An optimization problem is formulated that includes rate allocation with beamforming and phase shift configuration and is solved with a resilience-aware alternating optimization approach. Numerical results show that deploying even a randomly-configured RIS to a network reduces the performance degradation caused by blockages. This becomes even more pronounced in the optimized case, in which the RIS is able to potentially counteract the performance degradation entirely. Interestingly, adding more reflecting elements to the system brings an overall benefit for the resilience, even for timesensitive systems, due to the contribution of the RIS reflections, even when unoptimized.
  • Placeholder
    PublicationMetadata only
    Scalable low-power skyrmionic logic gate library
    (Wiley, 2024) Department of Electrical and Electronics Engineering; Department of Electrical and Electronics Engineering; Cheghabouri, Arash Mousavi; Yağan, Rawana; Onbaşlı, Mehmet Cengiz; Graduate School of Sciences and Engineering; College of Engineering
    Magnetic skyrmions, despite being promising ultra-low energy information carriers with wide bandwidth and nonvolatility, are not used for any universal scalable logic system. Here, a detailed understanding of skyrmion motion in nanowires under different geometries and drive conditions is established. Then, these insights are used to introduce a general Boolean-universal gate block system with components, emulation, and simulation algorithms. The resulting system can collectively form a scalable, cascadable, and universal skyrmion logic system and produce arbitrary logic designs. The NOR, AND, OR, NAND, XNOR, and FULL ADDER gates are provided here as example demonstrations of the system. The toolkit lays the foundation for bridging the gap between theoretical exploration and practical implementation of skyrmion-based computing. The skyrmion block components may help reduce energy consumption per logic operation after eliminating Joule heating. The insights and designs may help skyrmions be used in state-of-the-art electronic design automation. Magnetic skyrmions emerge as revolutionary information carriers in this Boolean-universal gate block system, promising a leap in computational efficiency. With innovative emulation and simulation, this work demonstrates essential logic element like NOR and FULL ADDER. This breakthrough shortens the space between the theory and application, paving the way for advanced spintronics design automation with reduced energy demands.